

The diagram illustrates a digital demodulation system architecture. It consists of the following components and signal flow:

- QUADRATURE DETECTION CIRCUIT (1):** This block receives an input signal and a  $90^\circ$  phase shift. It contains two mixers (11, 12) and two filters (15, 16). The outputs of the mixers are filtered and then converted to digital by A/D converters (2, 3).
- A/D Converters (2, 3):** These convert the analog signals from the quadrature detection circuit into digital data.
- DIGITAL DEMODULATION CIRCUIT (5):** This block processes the digital data from the A/D converters to produce the final output signal 'o'.
- TIMING ESTIMATING CIRCUIT (4):** This block receives digital data from the A/D converters and provides timing information to the digital demodulation circuit.
- CLOCK GENERATING CIRCUIT (6):** This block provides a common clock signal to the A/D converters and the timing estimating circuit.

## PRIOR ART

**FIG. 1**




FIG.2




FIG.3




FIG.4




FIG.5





FIG.6



**FIG. 7**




FIG.8






FIG.9




FIG.10A EXAMPLE OF CORRELATION VALUE OBTAINED BY VECTOR OPERATION





FIG.10B EXAMPLE OF OPERATION VALUE RATIO TABLE VALUE






FIG.12





FIG.13A EXAMPLES OF TRANSMISSION BAND-PASS FILTER CHARACTERISTICS INCLUDING ISI

SHIFT FROM IDEAL  
SAMPLING TIMING :  $\Delta t$

TAP COEFFICIENT OF ISI  
CANCELING FILTER



IDEAL RECEPTION TIMING

FIG.13B EXAMPLES OF OF ISI CANCELING FILTER TAP COEFFICIENTS FOR SIGNALS SAMPLED AT SHIFTED TIMINGS




FIG.14




FIG.15